Virtual impedance loop for droop-controlled single-phase parallel inverters using a second-order general-integrator scheme

  • Matas J
  • Castilla M
  • De Vicuña L
 et al. 
  • 77


    Mendeley users who have this article in their library.
  • 111


    Citations of this article.


This paper explores the impact of the output impedance on the active and reactive power flows between parallelized inverters operating with the droop method. In these systems, a virtual output impedance is usually added to the control loop of each inverter to improve the reactive power sharing, regardless of line-impedance unbalances and the sharing of nonlinear loads. The virtual impedance is usually implemented as the time derivative of the inverter output current, which makes the system highly sensitive to the output current noise and to nonlinear loads with high slew rate. To solve this, a second-order general-integrator (SOGI) scheme is proposed to implement the virtual impedance, which is less sensitive to the output current noise, avoids to perform the time derivative function, achieves better output-voltage total harmonic distortion, and enhances the sharing of nonlinear loads. Experimental results with two 2-kVA inverter systems under linear and nonlinear loads are provided to validate this approach.

Author-supplied keywords

  • Distributed generation (DG)
  • droop control method
  • nonlinear loads
  • parallel inverters
  • second-order general integrators (SOGIs)
  • virtual output impedance

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • José Matas

  • M. Castilla

  • Luis García De Vicuña

  • Jaume Miret

  • Juan Carlos Vasquez

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free