Churiwala, S., & Garg, S. (2011). Timing Analysis. In Principles of VLSI RTL Design (pp. 43–71). Springer New York. https://doi.org/10.1007/978-1-4419-9296-3_3
Register to see more suggestions
Mendeley helps you to discover research relevant for your work.