A Review of the Gate-All-Around Nanosheet FET Process Opportunities

39Citations
Citations of this article
87Readers
Mendeley users who have this article in their library.

Abstract

In this paper, the innovations in device design of the gate-all-around (GAA) nanosheet FET are reviewed. These innovations span enablement of multiple threshold voltages and bottom dielectric isolation in addition to impact of channel geometry on the overall device performance. Current scaling challenges for GAA nanosheet FETs are reviewed and discussed. Finally, an analysis of future innovations required to continue scaling nanosheet FETs and future technologies is discussed.

Cite

CITATION STYLE

APA

Mukesh, S., & Zhang, J. (2022). A Review of the Gate-All-Around Nanosheet FET Process Opportunities. Electronics (Switzerland), 11(21). https://doi.org/10.3390/electronics11213589

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free