HPPC 2009: 3rd Workshop on Highly Parallel Processing on a Chip

0Citations
Citations of this article
3Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

To counter the relative decline in traditional, single-processor performance, architectures with significant on-chip parallelism for special and general-purpose computation have been marketed in the past few years with various degrees of success. Although the shift toward (general-purpose) parallel processing is inevitable and generally accepted, the road to travel is still essentially unclear - perhaps even unknown, as witnessed by the many different architectural proposals and products by both large and smaller vendors, the usual hype, as well as research projects in many different directions. © 2010 Springer-Verlag.

Cite

CITATION STYLE

APA

Forsell, M., & Träff, J. L. (2010). HPPC 2009: 3rd Workshop on Highly Parallel Processing on a Chip. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 6043 LNCS, pp. 3–5). https://doi.org/10.1007/978-3-642-14122-5_1

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free