The SystemC waiting-state automaton is a compositional abstract formal model for verifying properties of SystemC at the transaction level within a delta-cycle: the smallest simulation unit time in SystemC. In this chapter, how to extract automata for SystemC components where we distinguish between threads and methods in SystemC. Then, we propose an approach based on a combination of symbolic execution and computing fixed points via predicate abstraction to infer relations between predicates generated during symbolic execution. Finally, we define how to apply model checking to prove the correctness of the abstract analysis.
CITATION STYLE
Harrath, N., Monsuez, B., & Barkaoui, K. (2014). A framework for verification of SystemC designs using SystemC waiting state automata. Advances in Intelligent Systems and Computing, 263, 77–104. https://doi.org/10.1007/978-3-319-04717-1_4
Mendeley helps you to discover research relevant for your work.