An FFT core for DVB-T/DVB-H receivers

Citations of this article
Mendeley users who have this article in their library.


This paper presents the design and implementation of a 2K/4K/8K multiple mode FFT core for DVB-T/DVB-H receivers. The proposed core is based on a pipeline radix-2 SDF architecture. The necessary changes in the radix-2 SDF architecture to achieve an efficient FFT implementation are detailed. Quantization effects and timing design parameters are analyzed for DVB-T/DVB-H. Area and power results are provided for the proposed core.




Cortés, A., Vélez, I., Zalbide, I., Irizar, A., & Sevillano, J. F. (2008). An FFT core for DVB-T/DVB-H receivers. VLSI Design, 2008.

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free