Ultra-low-voltage self-body biasing scheme and its application to basic arithmetic circuits

10Citations
Citations of this article
11Readers
Mendeley users who have this article in their library.

Abstract

The gate level body biasing (GLBB) is assessed in the context of ultra-low-voltage logic designs. To this purpose, a GLBB mirror full adder is implemented by using a commercial 45 nm bulk CMOS triple-well technology and compared to equivalent conventional zero body-biased CMOS and dynamic threshold voltage MOSFET (DTMOS) circuits under different running conditions. Postlayout simulations demonstrate that, at the parity of leakage power consumption, the GLBB technique exhibits a significant concurrent reduction of the energy per operation and the delay in comparison to the conventional CMOS and DTMOS approaches. The silicon area required by the GLBB full adder is halved with respect to the equivalent DTMOS implementation, but it is higher in comparison to conventional CMOS design. Performed analysis also proves that the GLBB solution exhibits a high level of robustness against temperature fluctuations and process variations.

References Powered by Scopus

A 180-mV subthreshold FFT processor using a minimum energy design methodology

493Citations
N/AReaders
Get full text

Ultra-low power VLSI circuit design demystified and explained: A tutorial

351Citations
N/AReaders
Get full text

Robust subthreshold logic for ultra-low power operation

236Citations
N/AReaders
Get full text

Cited by Powered by Scopus

Extended exploration of low granularity back biasing control in 28nm UTBB FD-SOI technology

8Citations
N/AReaders
Get full text

A power-efficient multiplexer using reversible logic

7Citations
N/AReaders
Get full text

2D symmetric 6T SRAM with reset

3Citations
N/AReaders
Get full text

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Cite

CITATION STYLE

APA

Taco, R., Lanuzza, M., & Albano, D. (2015). Ultra-low-voltage self-body biasing scheme and its application to basic arithmetic circuits. VLSI Design, 2015. https://doi.org/10.1155/2015/540482

Readers' Seniority

Tooltip

PhD / Post grad / Masters / Doc 7

88%

Professor / Associate Prof. 1

13%

Readers' Discipline

Tooltip

Engineering 9

100%

Save time finding and organizing research with Mendeley

Sign up for free