Early circuit performance estimation and easy-to-apply methods for minimum-delay gate sizing are needed, in order to enhance circuit's performance and to increase designers' productivity. In this paper, we present a practical method to perform gate sizing, taking also into account the contribution of fixed wiring loads. Closed-form bounds are derived and a simple recursive procedure is developed that directly calculate the gate sizes required to achieve minimum delay. The designer, using the proposed method, can easily compare different implementations of the same circuit and explore the energy-delay design space, including in the analysis the effect of interconnect. © Springer-Verlag Berlin Heidelberg 2005.
CITATION STYLE
Dimitrakopoulos, G., & Nikolos, D. (2005). Closed-form bounds for interconnect-aware minimum-delay gate sizing. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 3728 LNCS, pp. 308–317). Springer Verlag. https://doi.org/10.1007/11556930_32
Mendeley helps you to discover research relevant for your work.