Signal processing architecture for electrical tomography impedance

Abstract

This paper presents a description of an architecture of an EIT hardware for research. Both, hardware and software for capturing and processing of the EIT signals are addressed. The system is divided in modules with defined requirements and connections, therefore, different implementations are possible. Details of an implementation conceived to validate the architecture with respect to processing speed is also described.