A low power 16-bit RISC is proposed for body sensor network system. The RISC is designed of basic 3 stage pipeline architecture which has 28 instruction sets. Some special instructions are proposed for efficient applications. The lossless compression accelerator is embedded in the RISC to support the low energy data compression. The accelerator consists of 16x16-bit storage array which has vertical and horizontal access path. By using the accelerator the energy consumption of the lossless compression operation is reduced by 95%. The RISC is implemented by 1-poly 6-metal 0.18um CMOS technology with 16k gates. It operates at 4MHz and consumes 24.2uW at 0.6V supply voltage.
CITATION STYLE
Kim, H., Choi, S., & Yoo, H. J. (2007). A low power compression processor for body sensor network system. In IFMBE Proceedings (Vol. 13, pp. 65–69). Springer Verlag. https://doi.org/10.1007/978-3-540-70994-7_11
Mendeley helps you to discover research relevant for your work.