Modern microprocessors achieve high application performance at the acceptable level of power dissipation. In terms of power to performance trade-off, the instruction window is particularly important. This is because enlarging the window size achieves high performance but naive scaling of the conventional instruction window can severely increase the complexity and power consumption. In this paper, we propose low-power instruction window techniques for contemporary microprocessors. First, the separated reorder buffer (SROB) reduces power dissipation by deferred allocation and early release. The deferred allocation delays the SROB allocation of instructions until their all data dependencies are resolved. Then, the instructions are executed in program order and they are released faster from the SROB. This results in higher resource utilization and low power consumption. © 2011 Springer-Verlag.
CITATION STYLE
Choi, M., Park, J., & Jeong, Y. S. (2011). Enlarging instruction window through separated reorder buffers for high performance computing. In Communications in Computer and Information Science (Vol. 184 CCIS, pp. 183–189). https://doi.org/10.1007/978-3-642-22333-4_21
Mendeley helps you to discover research relevant for your work.