A 27mW 2.2dB NF GPS receiver using a capacitive cross-coupled structure in 65nm CMOS

4Citations
Citations of this article
11Readers
Mendeley users who have this article in their library.
Get full text

Abstract

A fully integrated low-IF GPS receiver with minimum external components is implemented in a 65nm CMOS process. It has an integrated LNA and an active complex bandpass filter with a switchable signal bandwidth of 2MHz or 6 MHz to achieve the SNR improvement. To reduce power consumption, the current reusing method and current mode interface technique using a capacitive cross-coupled common-gate structure are applied. The measured noise figure of whole receiver including an external inter-stage SAW filter is 2.2dB. Its current consumption is 15mA at 1.8V supply. © 2010 IEEE.

Cite

CITATION STYLE

APA

Moon, H., Heo, S. C., Yu, H., Yu, J., Chang, J. S., Choi, S. I., … Park, B. H. (2010). A 27mW 2.2dB NF GPS receiver using a capacitive cross-coupled structure in 65nm CMOS. In Proceedings of the Custom Integrated Circuits Conference. https://doi.org/10.1109/CICC.2010.5617450

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free