VerilogAE: An Open Source Verilog-A Compiler for Compact Model Parameter Extraction

10Citations
Citations of this article
14Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

This article introduces a new open-source Verilog-A compiler, VerilogAE, purpose-built to ease compact model parameter extraction. VerilogAE retrieves all model equations, their dependencies, and relevant model parameters that are defined in a Verilog-A source. This information is made available to users by compiling the Verilog-A source file into a shared library. Herein, the features and design principles of the software and its interface are explained. Then, it is demonstrated how this eases the implementation of parameter extraction methods and steps.

Cite

CITATION STYLE

APA

Kuthe, P., Muller, M., & Schroter, M. (2020). VerilogAE: An Open Source Verilog-A Compiler for Compact Model Parameter Extraction. IEEE Journal of the Electron Devices Society, 8, 1416–1423. https://doi.org/10.1109/JEDS.2020.3023165

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free