Efficient Implementation of AES and CTR_DRBG on 8-Bit AVR-Based Sensor Nodes

11Citations
Citations of this article
42Readers
Mendeley users who have this article in their library.

Abstract

Since Rijndael algorithm was selected as the Advanced Encryption Standard (AES) by NIST, optimization research for the AES has been actively conducted on various IoT-based processors. In an 8-bit AVR environment, LIGHT version of Fast AES CTR-mode Encryption (FACE-LIGHT) was proposed at ICISC'2019 conference. However, in a Wireless Sensor Network environment, where sessions are frequently changed, FACE-LIGHT seems not efficient in terms of available memory and generating a pre-computation table. In this article, we present a new column-wise fashion implementation. Unlike previous best AES implementations, our proposed implementation in an 8-bit AVR microcontroller combines SubBytes, ShiftRows, and MixColums operations and optimizes the operation speed through efficient register scheduling. Our constant-time implementation uses a significantly less table than FACE-LIGHT in an 8-bit AVR microcontroller, achieving 2,251, 2,706, and 3,160 clock cycles when encrypting 128-bit data for each of three security levels. In particular, our 256-bit security level AES implementation is the fastest AES implementation as far as we know in 8-bit AVR microcontroller. Finally, we apply our implementation in CounTeR-mode_Deterministic Random Bit Generator (CTR_DRBG), one of the upper algorithms of a symmetric-key algorithm, to prove the generality of our optimization technology in various operating modes of AES.

References Powered by Scopus

The impact of quantum computing on present cryptography

136Citations
N/AReaders
Get full text

Efficient Implementation of NIST-Compliant Elliptic Curve Cryptography for 8-bit AVR-Based Sensor Nodes

71Citations
N/AReaders
Get full text

Fixslicing aes-like ciphers new bitsliced aes speed records on arm-cortex m and risc-v

33Citations
N/AReaders
Get full text

Cited by Powered by Scopus

Quality of Service aware secure data transmission model for Internet of Things assisted wireless sensor networks

8Citations
N/AReaders
Get full text

Chaining optimization methodology: A new sha-3 implementation on low-end microcontrollers

4Citations
N/AReaders
Get full text

Time- and Amplitude-Controlled Power Noise Generator against SPA Attacks for FPGA-Based IoT Devices

2Citations
N/AReaders
Get full text

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Cite

CITATION STYLE

APA

Kim, Y., & Seo, S. C. (2021). Efficient Implementation of AES and CTR_DRBG on 8-Bit AVR-Based Sensor Nodes. IEEE Access, 9, 30496–30510. https://doi.org/10.1109/ACCESS.2021.3059623

Readers over time

‘21‘22‘23‘2406121824

Readers' Seniority

Tooltip

PhD / Post grad / Masters / Doc 2

50%

Professor / Associate Prof. 1

25%

Lecturer / Post doc 1

25%

Readers' Discipline

Tooltip

Computer Science 3

38%

Engineering 3

38%

Business, Management and Accounting 1

13%

Psychology 1

13%

Save time finding and organizing research with Mendeley

Sign up for free
0