Calculating the binary Goldbach partitions for the first 128 × 106 numbers represents weeks of computation with the fastest microprocessors. This paper describes an FPGA systolic implementation for reducing the execution time. High clock frequency is achieved using operators based on pseudo-random bit generator. Experiments carried both on the R10000 processor and on the FPGA PeRLe-1 board are reported.
CITATION STYLE
Lavenier, D., & Saouter, Y. (1998). Computing Goldbach partitions using pseudo-random bit generator operators on an FPGA systolic array. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 1482, pp. 316–325). Springer Verlag. https://doi.org/10.1007/bfb0055259
Mendeley helps you to discover research relevant for your work.