This work develops and optimizes H.264/AVC video encoder on the TM320DM642 DSP platform. In order to transplant x264 source program onto the DSP and to accelerate the coding speed, a series of optimization methods have been proposed in this paper, including 2-D fast mode decision, sub-pixel optimization for motion estimation, and weighted matrix quantization. Furthermore, based on the architectural features of TM320DM642, various system level optimization techniques have been utilized. This paper focuses on the reduction of algorithm complexity. Experimental results reveal that the optimized H.264 video encoder retains satisfactory quality with very low degradation. The implemented codec can achieve the coding speed of 22.6fps and more than 40fps for VGA (640×480) and CIF (352×288) resolution, respectively. The proposed H.264 codec can be employed in many real-time applications. © 2009 Springer Berlin Heidelberg.
CITATION STYLE
Lin, D. T., & Yang, C. Y. (2009). H.264/AVC video encoder realization and acceleration on TI DM642 DSP. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 5414 LNCS, pp. 910–920). https://doi.org/10.1007/978-3-540-92957-4_79
Mendeley helps you to discover research relevant for your work.