Abstract
As the size of CMOS devices is approaching the atomic level, the increasing intrinsic device variability is leading to higher failure rates in conventional CMOS designs. In this paper, two approaches are proposed for evolving unconventional variability-tolerent CMOS designs: one uses a simple Genetic Algorithm, whilst the other uses Cartesian Genetic Programming. Both approaches successfully evolve unconventional designs for logic gates, whilst an inverter design also shows signs of variability-tolerance. © 2008 Springer-Verlag Berlin Heidelberg.
Cite
CITATION STYLE
Walker, J. A., Hilder, J. A., & Tyrrell, A. M. (2008). Evolving variability-tolerant CMOS designs. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 5216 LNCS, pp. 308–319). Springer Verlag. https://doi.org/10.1007/978-3-540-85857-7_27
Register to see more suggestions
Mendeley helps you to discover research relevant for your work.
