In embedded control applications, control-rate and energy-consumption are two critical design issues. This paper presents a series of high-speed and low-power finite-word-length PID controllers based on a new recursive multiplication algorithm. Compared to published results into the same conditions, savings of 431% and 20% are respectively obtained in terms of control-rate and dynamic power consumption. In addition, the new multiplication algorithm generates scalable PID structures that can be tailored to the desired performance and power budget. All PIDs are implemented at RTL level as technology-independent reusable IP-cores. They are reconfigurable according to two compile-time constants: set-point word-length and latency. © 2011 Springer-Verlag.
CITATION STYLE
Oudjida, A. K., Chaillet, N., Liacha, A., Hamerlain, M., & Berrandjia, M. L. (2011). High-speed and low-power PID structures for embedded applications. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 6951 LNCS, pp. 257–266). https://doi.org/10.1007/978-3-642-24154-3_26
Mendeley helps you to discover research relevant for your work.