The hit ratio of the first level cache is one of the most important factors in determining the performance of embedded computer systems. Prefetching from lower level memory structure is one of the techniques for improving the hit ratio of the first level cache. This paper proposes an effective prefetch scheme for the first level instruction cache by exploiting cache history information. The proposed scheme utilizes two factors to improve the prefetch efficiency: the disparity of block size between memory hierarchies and continuous same page hits. According to our simulations, the proposed prefetching scheme improves the performance by up to 6.3%. © IFIP International Federation for Information Processing 2005.
CITATION STYLE
Shin, S. H., Kim, C. H., & Jhon, C. S. (2005). An effective instruction cache prefetch policy by exploiting cache history information. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 3824 LNCS, pp. 57–66). https://doi.org/10.1007/11596356_9
Mendeley helps you to discover research relevant for your work.