This paper presents a model for instruction-level distributed computing that allows the implementation of scalable chip multiprocessors. Based on explicit microthreading it serves as a replacement for out-of-order instruction issue; it defines the model and explores implementations issues. The model results in a fully distributed implementation in which data is distributed to one register file per processor, which is scalable as the number of ports in each register file is constant. The only component with less than ideal scaling properties is the the switching network between processors. © Springer-Verlag Berlin Heidelberg 2004.
CITATION STYLE
Jesshope, C. (2004). Scalable instruction-level parallelism. Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 3133, 383–392. https://doi.org/10.1007/978-3-540-27776-7_40
Mendeley helps you to discover research relevant for your work.