di/dt Noise in CMOS Integrated Circuits

Abstract

This is an overview paper presenting di/dt noise from a designer's perspective. Analysis and circuit design techniques are presented taking package parasitics into account. The main focus is on digital CMOS design, but analysis and design suggestions can easily be extended to mixed-mode design.