In this chapter, we concentrate on technological quantitative pointers for adaptive voltage scaling (AVS) and adaptive body biasing (ABB) in modern CMOS digital designs. In particular, we will present the power savings that can be expected, the power-delay trade-offs that can be made, and the implications of these techniques on present semiconductor technologies. Furthermore, we will show to which extent process-dependent performance compensation can be used. Our presentation is a result of extensive analyses based on test-circuits fabricated in the state-of-the-art CMOS processes. Experimental results have been obtained for both 90nm and 65nm CMOS technology nodes.
CITATION STYLE
Meijer, M., & Gyvez, J. P. (2008). Technological Boundaries of Voltage and Frequency Scaling for Power Performance Tuning (pp. 25–47). https://doi.org/10.1007/978-0-387-76472-6_2
Mendeley helps you to discover research relevant for your work.