In this paper, we present an enhanced Network-on-Chip (NoC) architecture with efficient parallel buffer structure and its management scheme. In order to enhance the performance of the baseline router to achieve maximum throughput, a new parallel buffer architecture and its management scheme are introduced. By adopting an adjustable architecture that integrates a parallel buffer with each incoming port, the design complexity and its utilization can be optimized. By utilizing simulation-based performance evaluation and comparison with previous NoC architectures, its efficiency and superiority are proven. Major contributions of this paper are the design of the enhanced structure of a parallel buffer which is independent of routing algorithms, and its efficient management scheme for the Network-on-Chip (NoC) architecture adopting a minimal adaptive routing algorithm. As a result, the total amount of required buffers can be reduced for obtaining the maximum performance. Additionally a simple and efficient architecture of overall NoC implementation is provided by balancing the workload between parallel buffers and router logics. © 2008 Springer-Verlag.
CITATION STYLE
Bahn, J. H., & Bagherzadeh, N. (2008). Efficient parallel buffer structure and its management scheme for a robust network-on-chip (NoC) architecture. In Communications in Computer and Information Science (Vol. 6 CCIS, pp. 98–105). https://doi.org/10.1007/978-3-540-89985-3_12
Mendeley helps you to discover research relevant for your work.