Common-Mode voltage regulation of three-phase SVPWM-based three-level NPC Inverter

Abstract

This paper presents the implementation of the modulation strategy to balance the neutral point potential (NPP) in three-level NPC inverters. This method employs the space vector pulse width modulation technique which gives the strong regulating ability of common-mode voltage of DC link capacitors. Apart from balancing the dc bus voltage this paper also examines the switching losses and junction temperature associated with the three-level inverters. The comparison of three-level inverter with two-level inverter, on the basis of switching losses, has also been explored. The performance of the modulation strategy to balance NPP has been validated and verified using MATLAB/Simulink.