Formal Verification of Approximate Sequential Circuits

  • Chandrasekharan A
  • Große D
  • Drechsler R
N/ACitations
Citations of this article
2Readers
Mendeley users who have this article in their library.
Get full text

Cite

CITATION STYLE

APA

Chandrasekharan, A., Große, D., & Drechsler, R. (2019). Formal Verification of Approximate Sequential Circuits. In Design Automation Techniques for Approximation Circuits (pp. 51–64). Springer International Publishing. https://doi.org/10.1007/978-3-319-98965-5_4

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free