System level simulations

0Citations
Citations of this article
7Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Due to the increasing complexity of system specifications, new methods are required for detecting design errors at the early stages of the development process, as well as for ensuring the performance characteristics of the final product. Among these are estimation of physical characteristics (discussed in the previous chapter, Early Estimation Modeling of Processors) and system simulation at a high abstraction level, that is, the system level as defined in [344]. High abstraction level estimation and simulation have both become necessities for the design activity. System level simulation enables the evaluation of system specifications against requirements at early stages of the development, before proceeding to hardware implementation. The approach eliminates costs and shortens the design cycle of new products. According to [294], most of the integrated circuits developed today require at least one return to early phases of the development, due to errors. Furthermore, simulation contributes to reducing the testing effort that is performed at different stages of the design process. © 2007 Springer Science+Business Media B.V.

Cite

CITATION STYLE

APA

Virtanen, S., Truscan, D., Määttä, S., Westerlund, T., Isoaho, J., & Nurmi, J. (2007). System level simulations. In Processor Design: System-on-Chip Computing for ASICs and FPGAs (pp. 405–426). Springer Netherlands. https://doi.org/10.1007/978-1-4020-5530-0_18

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free