A 32-bit powerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling

177Citations
Citations of this article
51Readers
Mendeley users who have this article in their library.
Get full text

Abstract

A PowerPC system-on-a-chip processor which makes use of dynamic voltage scaling and on-the-fly frequency scaling to adapt to the dynamically changing performance demands and power consumption constraints of high-content, battery powered applications is described. The PowerPC core and caches achieve frequencies as high as 380 MHz at a supply of 1.8 V and active power consumption as low as 53 mW at a supply of 1.0 V. The system executes up to 500 DMIPS and can achieve standby power as low as 54 μW. Logic supply changes as fast as 10 mV/ μs are supported. A low-voltage PLL supplied by an on-chip regulator, which isolates the clock generator from the variable logic supply, allows the SOC to operate continuously while the logic supply voltage is modified. Hardware accelerators for speech recognition, instruction-stream decompression and cryptography are included in the SOC. The SOC occupies 36 mm2 in a 0.18 μm, 1.8 V nominal-supply, bulk CMOS process.

Cite

CITATION STYLE

APA

Nowka, K. J., Carpenter, G. D., MacDonald, E. W., Ngo, H. C., Brock, B. C., Ishii, K. I., … Burns, J. L. (2002). A 32-bit powerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling. IEEE Journal of Solid-State Circuits, 37(11), 1441–1447. https://doi.org/10.1109/JSSC.2002.803941

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free