An analysis of the efficiency of power-gating for Clocked Storage Elements (CSEs) is presented. Two CSE topologies: the Transmission Gate Master Slave latch (TGMS) and the Write Port Master Slave latch (WPMS) are examined along with their respective circuits with sleep transistors. In this work, we study the benefits of adding sleep transistors coupled with regular clock-gating during inactive mode. We examine the energy savings for standard clock gated CSEs versus their power gated counterparts. This is done by studying how the leakage energy saved with power gating offsets the energy consumed by the extra transistors added to support it. It is not always beneficial to add sleep transistors when deciding between power-gating or just using clock-gating. We also study how the results and tradeoff change with voltage scaling. © 2009 Springer Berlin Heidelberg.
CITATION STYLE
Giacomotto, C., Singh, M., Vratonjic, M., & Oklobdzija, V. G. (2009). Energy efficiency of power-gating in low-power clocked storage elements. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 5349 LNCS, pp. 268–276). https://doi.org/10.1007/978-3-540-95948-9_27
Mendeley helps you to discover research relevant for your work.