The Izhikevich’s simple model (ISM) for neural activity presents a good compromise between waveform quality and computational cost. FPGAs (Field Programmable Gate Array) are powerful, flexible, and inexpensive digital hardware that can implement such model. In this paper, we present a highly combinational, low latency implementation of ISM for FPGA. In the absence of official benchmark to compare different implementations, we propose two different metrics to compare the technical literature with our implementation. In this benchmark, we can implement a system that, when compared to the literature, has almost 1.5 times the number of digital neurons (DN), and latency more than 56 times smaller. This shows that our implementation is best suited for hybrid network systems and presents a fair performance for only-artificial networks.
CITATION STYLE
Bandeira, V., Costa, V. L., Bontorin, G., & Reis, R. A. L. (2017). Low latency FPGA implementation of Izhikevich-Neuron model. In IFIP Advances in Information and Communication Technology (Vol. 523, pp. 210–217). Springer New York LLC. https://doi.org/10.1007/978-3-319-90023-0_17
Mendeley helps you to discover research relevant for your work.