In this paper we present a novel parallel arithmetic architecture using an efficient non-binary logic scheme. We show that by using parallel broadcasting (or domino propagating) state signals, on short reconfigurable buses equipped with a type of switches, called GP (generate-propagate) shift switches, several arithmetic operations can be carried out efficiently. We extend a recently proposed shift switching mechanism by letting the switch array automatically generate a semaphore to indicate the end of each domino process. This reduces the complexity of the architecture and improves the performance significantly. © 2000 Springer-Verlag Berlin Heidelberg.
CITATION STYLE
Lin, R., & Schwing, J. L. (2000). A non-binary parallel arithmetic architecture. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 1800 LNCS, pp. 149–154). Springer Verlag. https://doi.org/10.1007/3-540-45591-4_19
Mendeley helps you to discover research relevant for your work.