This chapter describes fundamental compiler techniques for VLIW DSP processors. We begin with a review of VLIW DSP architecture concepts, as far as relevant for the compiler writer. As a case study, we consider the TI TMS320C6x™ clustered VLIW DSP processor family. We survey the main tasks of VLIW DSP code generation, discuss instruction selection, cluster assignment, instruction scheduling and register allocation in some greater detail, and present selected techniques for these, both heuristic and optimal ones. Some emphasis is put on phase ordering problems and on phase coupled and integrated code generation techniques.
CITATION STYLE
Kessler, C. W. (2018). Compiling for VLIW DSPs. In Handbook of Signal Processing Systems (pp. 979–1020). Springer International Publishing. https://doi.org/10.1007/978-3-319-91734-4_27
Mendeley helps you to discover research relevant for your work.