Abstract
SafeCap is a modern toolkit for modelling, simulation and formal verification of railway networks. This paper discusses the use of SafeCap for formal analysis and fully-automated scalable safety verification of solid state interlocking (SSI) programs – a technology at the heart of many railway signalling solutions. The focus of the work is on making it easy for signalling engineers to use the developed technology and thus to help with its smooth industrial deployment. In this paper we explain the formal foundations of the proposed method, its tool support, and their application to real life railway verification problems.
Cite
CITATION STYLE
Iliasov, A., Taylor, D., Laibinis, L., & Romanovsky, A. (2018). Formal Verification of Signalling Programs with SafeCap. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 11093 LNCS, pp. 91–106). Springer Verlag. https://doi.org/10.1007/978-3-319-99130-6_7
Register to see more suggestions
Mendeley helps you to discover research relevant for your work.
