LUT design with automated built-in self-test functionality

1Citations
Citations of this article
1Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Nowadays, FPGAs play a significant role in industrial applications. Therefore, ensuring their proper performance is of great importance. In this paper, an automatic Built-in self-test core has been designed in the LUT to test and investigate errors. In order to verify this method, powerful software H-Spice with 45 nm precision in transistor level has been used. The advantages of this method include being automatic, detecting various errors, preserving initial information, and reducing hardware overhead compared to the previous methods.

Cite

CITATION STYLE

APA

Karam, H., & Jahanirad, H. (2019). LUT design with automated built-in self-test functionality. In Lecture Notes in Electrical Engineering (Vol. 480, pp. 385–395). Springer Verlag. https://doi.org/10.1007/978-981-10-8672-4_29

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free