Implementation of 16bit Fully Parallel Polar Encoder and Decoder using Partially Parallel Register Less Technique

Abstract

This paper is about implementation of fully parallel polar encoder and decoder using partially parallel register less technique. Internal architecture consists of register less partially polar encoders and decoders. Compared to fully parallel polar encoder and SC polar decoder, proposed design has less area and less power consumption. Implementing long polar codes using fully parallel polar encoder and decoder is complex. In such cases proposed design can be used. Polar codes having simple structures and good performance. Proposed design is implemented using Synopsis. Simulation process is done in VCS and Xilinx. Polar codes widely used in 5G technology, these are the codess for control channels in 5G standard.