The MPEG-2 DVB Transport Stream domain carries in addition to audio and video data a Program Clock Reference(PCR). This PCR is used to synchronize the MPEG-2 decoder clock on the receiver side for a given program. The PCR values can be affected by an offset inaccuracy due to encoder imperfection or by the network jitter. The measurement of different PCR parameters like drift, precision and jitter are necessary for evaluating the decodability efficiency. These measurements are generally achieved using a Phase Lock Loop and a set of measurement filters as it is recommended in the DVB-T QoS measurement standard. In this paper, we propose a FPGA implementation of an all digital PLL and its associated measurement filters. We demonstrate how it is possible to process all available programs in a DVB-T transport stream by using an FPGA with an associated embedded processor.
CITATION STYLE
Mannino, C., Rabah, H., Tanougast, C., Berviller, Y., Janiaut, M., & Weber, S. (2004). FPGA implementation of a novel all digital PLL architecture for PCR related measurements in DVB-T. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 3203, pp. 1027–1031). Springer Verlag. https://doi.org/10.1007/978-3-540-30117-2_120
Mendeley helps you to discover research relevant for your work.