A robust and efficient fault-resilient rad hard ADPLL

Citations of this article
Mendeley users who have this article in their library.
Get full text


Typically, classical PLLs adopt analog design methods. However integrating PLL with noise-prone application environment is highly tedious and somewhere confined. As per current knowledge majority of PLLs apply Analog Loop Filters (ALFs) and Voltage Controlled Oscillators which are practically highly complicated to integrate with noisy environment. Even the traditional PLLs can’t be ported to the advanced processors. In last few years, the emergence of deep-submicron CMOS technologies have enabled digitization of major traditional analog circuits, comprising the analog PLLs that as a result could be vital to overcome above mentioned issues and to achieve more efficient solution than classical analog implementation.

Author supplied keywords




Prasad, V., & Sandya, S. (2019). A robust and efficient fault-resilient rad hard ADPLL. International Journal of Engineering and Advanced Technology, 8(6), 1116–1124. https://doi.org/10.35940/ijeat.F8084.088619

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free