Full Adders using GDI (With Full Swing) Technique for Power Efficient Computing

  • et al.
Citations of this article
Mendeley users who have this article in their library.
Get full text


Adders, Multiplexers and other arithmetic circuits have a crucial role in Digital Signal Processing and various real time applications. Among those, Full adder is a central for most of the digital operations that perform subtraction or addition. Major component is Adder with High performance and a power efficient in specific applications. In this paper, the adder with high performance and power efficient are designed using Gate Diffusion Logic which reduces threshold voltage problem. We designed the circuits with minimum power consumption and with high performance efficiency. For the simulation of the circuits Mentor Graphics with 130nm technology is used. The obtained result shows that the proposed designs consume the minimum power when compared to other designs which are taken for the comparison.




Bhargavi, K. S. S. S. L. (2019). Full Adders using GDI (With Full Swing) Technique for Power Efficient Computing. International Journal of Innovative Technology and Exploring Engineering, 9(2), 3011–3016. https://doi.org/10.35940/ijitee.b6651.129219

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free