Normally-off sputtered-MoS2nMISFETs with TiN top-gate electrode all defined by optical lithography for chip-level integration

8Citations
Citations of this article
6Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

We demonstrate chip-level integrated n-type metal-insulator-semiconductor field effect transistors with a sputtered molybdenum disulfide (MoS2) thin channel and titanium nitride top-gate electrode, all defined by optical lithography. The devices successfully exhibit a normally-off operation and the highest off-voltage. This is achieved by the single dielectric layer and forming gas annealing, which reduce the positive fixed charges in aluminum oxide (Al2O3) film and interface trap densities between the MoS2 and Al2O3 films, respectively. These normally-off MISFETs are suitable for internet-of-things edge devices with low energy consumption using two-dimensional materials in the future.

Cite

CITATION STYLE

APA

Matsuura, K., Hamada, M., Hamada, T., Tanigawa, H., Sakamoto, T., Hori, A., … Wakabayashi, H. (2020). Normally-off sputtered-MoS2nMISFETs with TiN top-gate electrode all defined by optical lithography for chip-level integration. Japanese Journal of Applied Physics, 59(8). https://doi.org/10.35848/1347-4065/aba9a3

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free