In this article, we present two AES hardware architectures: one for ASICs and one for FPGAs. Both architectures utilize the similarities of encryption and decryption to provide a high throughput using only a relatively small area. The presented architectures can be used in a wide range of applications. The architecture for ASIC implementations is suited for full-custom as well as for semi-custom design flows. The architecture for the FPGA implementation does not require on-chip block RAMs and can therefore even be used for low-cost FPGAs. © Springer-Verlag Berlin Heidelberg 2005.
CITATION STYLE
Pramstaller, N., Mangard, S., Dominikus, S., & Wolkerstorfer, J. (2005). Efficient AES implementations on ASICs and FPGAs. In Lecture Notes in Computer Science (Vol. 3373, pp. 98–112). Springer Verlag. https://doi.org/10.1007/11506447_9
Mendeley helps you to discover research relevant for your work.