An analogue median filter, realised in a 0.35 μm CMOS technology, is presented in this paper. The key advantages of the filter are: high speed of image processing (50 frames per second), low-power operation (below 1.25 mW under 3.3 V supply) and relatively high accuracy of signal processing. The presented filter is a part of an integrated circuit for image processing (a vision chip), containing: a photo-sensor matrix, a set of analogue pre-processors, and interface circuits. The analysis of the main parameters of the considered median filter is presented. The discussion of important limitations in the operation of the filter due to the restrictions imposed by CMOS technology is also presented.
CITATION STYLE
Jendernalik, W., Jakusz, J., Blakiewicz, G., & Szczepański, S. (2013). CMOS implementation of an analogue median filter for image processing in real time. Bulletin of the Polish Academy of Sciences: Technical Sciences, 61(3), 725–730. https://doi.org/10.2478/bpasts-2013-0077
Mendeley helps you to discover research relevant for your work.