A methodology for the power-efficient implementation of multimedia kernels based on reconfigurable hardware (FPGA) is introduced. The methodology combines various types of algorithmic transformations and high-level memory hierarchy exploration with register-transfer level design and implementation. An FPGA with an external memory was used for obtaining experimental results which prove the viability of the methodology. Comparisons among implementations with and without this optimization, prove that great power efficiency is achieved. © Springer-Verlag Berlin Heidelberg 2003.
CITATION STYLE
Tatas, K., Siozios, K., Soudris, D., Masselos, K., Potamianos, K., Blionas, S., & Thanailakis, A. (2003). Power optimization methodology for multimedia applications implementation on reconfigurable platforms. Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2799, 430–439. https://doi.org/10.1007/978-3-540-39762-5_49
Mendeley helps you to discover research relevant for your work.