This paper presents an innovative way to deploy Bitstream Intellectual Property (BIP) cores. By using standard tools to generate bitstreams for Field Programmable Gate Arrays (FPGAs) and a tool called PARBIT, it is possible to extract a partial bitstream containing a modular component developed on one Virtex FPGA that can be placed or relocated inside another Virtex FPGAs. The methodology to obtain the BIP cores is explained, along with details about PARBIT and Virtex devices.
CITATION STYLE
Horta, E. L., & Lockwood, J. W. (2004). Automated method to generate bitstream intellectual property cores for virtex FPGAs. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 3203, pp. 975–979). Springer Verlag. https://doi.org/10.1007/978-3-540-30117-2_110
Mendeley helps you to discover research relevant for your work.