The paper presents the advantage of the Ultra-thin body and buriedoxide (BOX) (UTTB) fully depleted silicon-on-insulator (FDSOI) as an enabling transistor technology through effective back-gate biasing schemes to overcome the challenges that arises from downscaling bulk CMOS technology for low power and high-speed design tradeoff. The effects of the back-gate bias methodologies that can vary or modulate the substrate bias to adapt the transistor’s threshold voltage are detailed. The design schemes that can be used with this technology are described to illustrate their applications with UTTB FDSOI transistor.
CITATION STYLE
Dghais, W., & Rodriguez, J. (2015). UTTB FDSOI back-gate biasing for low power and high-speed chip design. In Lecture Notes of the Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering, LNICST (Vol. 146, pp. 113–121). Springer Verlag. https://doi.org/10.1007/978-3-319-18802-7_16
Mendeley helps you to discover research relevant for your work.