This work presents the design of a 12 Mb/s Coded Orthogonal Frequency Division Multiplexing (COFDM) baseband processor for the standard IEEE 802.11a. The COFDM baseband processor was designed by using our designed circuits for carrier phase correction, symbol timing synchronization, robust channel equalization and Viterbi decoding. These circuits are flexible, parameterized and described by using generic structural VHDL. The COFDM processor has two clock domains for reducing power consumption, it was synthesized on a Stratix II FPGA, and it was experimentally tested by using 2.4 GHz Radio Frequency (RF) circuitry.
CITATION STYLE
Parrado, A. L., Medina, J. V., & Gutiérrez, J. A. R. (2013). Efficient hardware implementation of a full COFDM processor with robust channel equalization and reduced power consumption. Revista Facultad de Ingenieria, (68), 48–60. https://doi.org/10.17533/udea.redin.17040
Mendeley helps you to discover research relevant for your work.