Abstract
We have developed a function-level processor simulator, SimCore/Alpha Functional Simulator Version 2.0 (SimCore Version 2.0), for processor architecture research and processor education. This paper describes the design and implementation of SimCore Version 2.0. The main features of SimCore Version 2.0 are as follows: (1) It offers many functions as a function-level simulator. (2) It is implemented compactly with 2,800 lines in C++. (3) It separates the function of the program loader. (4) No global variable is used, and so it improves the readability and function. (5) It offers a powerful verification mechanism. (6) It operates on many platforms. (7) Compared with sim-fast in the SimpleScalar Tool Set, SimCore Version 2.0 attains a 19% improvement in simulation speed.
Cite
CITATION STYLE
Kise, K., Katagiri, T., Honda, H., & Yuba, T. (2004). The simCore/alpha functional simulator. In Proceedings of the 2004 Workshop on Computer Architecture Education, WCAE 2004 - Held in Conjunction with the 31st International Symposium on Computer Architecture, ISCA 2004. https://doi.org/10.1145/1275571.1275602
Register to see more suggestions
Mendeley helps you to discover research relevant for your work.
