This paper presents a Design-for-Test (DfT) approach for folded ADCs. A sensor DfT circuit is designed to sample several internal ADC test points at the same time, so that, by computing the relative deviation among them the presence of defects can be detected. A fault evaluation is done considering a behavioral model to compare the coverage of the proposed test approach with a functional test. Afterwards, a fault simulation is used on a transistor level implementation of the ADC to establish the optimum threshold limits for the DfT circuit that maximize the fault coverage figure. © 2010 Springer Berlin Heidelberg.
CITATION STYLE
Lechuga, Y., Mozuelos, R., Martínez, M., & Bracho, S. (2010). Structural DfT strategy for high-speed ADCs. IFIP Advances in Information and Communication Technology, 314, 531–538. https://doi.org/10.1007/978-3-642-11628-5_59
Mendeley helps you to discover research relevant for your work.