High performance programmable FPGA overlay for digital signal processing

Abstract

In this paper we investigate the use of a programmable overlay to increase the performance of variable DSP workloads executing on FPGAs. The overlay approach reduces reconfiguration time and provides fast processing. The overlay was implemented on a Virtex-5 110Lx FPGA and its performance was compared with that of a conventional GPP, DSP processor and custom FPGA implementation. It is found that both FPGA based architectures outperform the GPP and DSP processor implementations. Taking into account reconfiguration the programmable overlay was found to outperform the custom FPGA implementation for small and medium data sets. On a 255 FIR filter it was shown that the programmable overlay performed better than the custom hardware on all data sets below 40 million entries. © 2011 Springer-Verlag.