Novel High Speed Dynamic Comparator Using Positive Feedback with Low Power Dissipation and Low Offset

Abstract

A new differential CMOS dynamic comparator using positive feedback with less power dissipation, less offset has been proposed. For the performance verification, the design was simulated in CADENCE GPDK 90nm CMOS Technology at 1.8Vsupply voltage. Nearly 18mV Offset Voltage, power dissipation 2.564mW, speed 2.812GHZ, propagation delay 0.3556ns is easily achieved with the proposed structure. Inputs are reconfigured from typical differential pair comparator such that near equal current distribution in the input transistors can be achieved for a meta-stable point of the comparator. Restricted signal swing clock for the tail current is also used to ensure constant currents in the differential pairs. © Springer-Verlag Berlin Heidelberg 2010.