On the design of a dual-execution modes processor: Architecture and preliminary evaluation

Abstract

In this work, we propose a novel dual-execution modes processor, named Functional Assignment Register Machine (FaRM), which supports both Queue and Stack execution models in a single and simple processor core. The hardware elements, instruction formats and the major hardware components of the processor are presented in sufficient detail. We also give a preliminary evaluation result of the designed processor. From our preliminary evaluation results, we found that FaRM processor achieves about 65MHz speed and can execute both Queue and Stack execution models correctly. We also found that the novel architecture is implemented without considerable additional hardware when compared with conventional architectures with similar hardware configurations. © Springer-Verlag 2006.