Logic Synthesis and Verification - The Kluwer International Series in Engineering and Computer Science

Abstract

Static timing analysis is a technique for estimating the delay of a design without electrical simulation. It is widely adopted in industry for timing verification and optimization. This chapter will overview the basics of static timing analysis.